Have anyone use Cadence SI tool to simluate Intel chipset 's IBIS model?
Because Intel offer Verilog format, whom know how to translate to Cadence SI formate?
↧
Channel:
Intel Communities : Discussion List - Chipsets
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Intel Communities : Discussion List - Chipsets
- Channel Number: 8457796
- Language: English
- Registered On: February 27, 2013, 8:45 am
- Number of Articles: 3841
- Latest Snapshot: November 29, 2018, 10:09 pm
- RSS URL: http://communities.intel.com/community/feeds/threads?community=2327
- Publisher: https://communities.intel.com/community/tech/discontinued-products/chipsets?view=discussions
- Description: Latest Forum Threads in Chipsets
- Catalog: //chipsets19.rssing.com/catalog.php?indx=8457796
© 2025 //www.rssing.com